We report on In 0.85 Ga 0.15 As nanowire MOSFETs (NWFETs) with record performance in several key VLSI metrics. These devices exhibit I ON = 555 µA/µm (at I OFF = 100 nA/µm and V DD = 0.5 V), I ON = 365 µA/µm (at I OFF = 10 nA/µm and V DD = 0.5 V) and a quality factor Q ≡ g m /SS of 40, all of which are the highest reported for a III-V as well as silicon transistor. Furthermore, a highly scalable, self-aligned gate-last fabrication process is utilized, with a single nanowire as the channel. The devices use a 45 o angle between the nanowire and the contacts, which allows for up to a 1.4 times longer gate length at a given pitch.
Introduction
In x Ga x-1 As MOSFETs are expected to deliver high on-currents at a reduced V DD of 0.5 V, making them suitable for VLSI applications [1] - [17] . This is due to their high mobility, which enables increased transconductance g m at a given L G . For instance, we have recently demonstrated In 0.85 Ga 0. 15 As NWFETs with g m = 3.3 mS/µm, surpassing that of all other III-V and silicon transistors, including HEMTs [4] . However, to achieve high I ON at a specified I OFF and V DD = 0.5 V comparable to state-of-the-art silicon technology, the subthreshold slope must be near 60 mV/decade. This is challenging in III-V technology due to the oxide interface quality and narrow band gap, causing e.g. band-to-band-tunneling in the off-state. Recently, planar InAs MOSFETs with I ON matching or surpassing that of silicon technology were reported [12] . In this work, we report on NWFETs with a new record of I ON = 555 µA/µm at I OFF = 100 nA/µm and V DD = 0.5 V.
Device Fabrication Fig. 1 shows a schematic of the fabricated device, and the process flow [17] . The nanowires are formed by selective area growth, using hydrogen silsesquioxane (HSQ) as the MOCVD growth mask. The composition of the nanowire layer is In 0.63 Ga 0.37 As, while the nanowire is In 0.85 Ga 0.15 As, as determined by optical characterization. Fig. 2(a) -(c) demonstrate the scalability of the selective growth process. A high-density nanowire-cluster with nanowire spacing of <10 nm is shown in fig. 2c . In this work, we characterize single-nanowire devices. The highly doped In 0.63 Ga 0.37 As (N D = 5 × 10 19 cm -3 ) contact layer is formed from a subsequent MOCVD growth step using HSQ as a dummy gate [ Fig. 2(d)] . A 45 o angle between the nanowire and the contacts is chosen in order to obtain optimal crystal facets. At a given pitch, this will also improve electrostatic control by allowing a longer gate length. After mesa isolation, Ti/Pd/Au is patterned and evaporated as the contact metal. The InP in the channel region is etched by HCl (1:1), in order for the metal to properly cover the sides of the nanowire. Several cycles of surface oxidation by ozone and diluted HCl etching is performed in order to reduce the dimensions of the nanowire. Surface passivation, by (NH4)2S ( ). The hysteresis (Fig. 5) is ΔV T = 60 mV for V GS = 0.2-1.0 V, indicating high-quality oxide and oxide interface. I OFF versus I ON for several devices with L G = 70 nm and W NW /H NW = 25/7 nm is shown in Fig. 6 , measured at a swing of V DD = 0.5 V. Fig.  7 shows SS versus L G . Error bars show the standard deviation. SS and DIBL versus nanowire width W NW is shown in Fig. 8 (H NW = 7 nm), with data points offset for clarity. Improved electrostatic control from use of smaller nanowires can clearly be observed. The trend indicates that SS can be further reduced by additionally scaling down W NW . Fig. 9 and 10 show benchmarks of I ON and Q for various planar and non-planar MOSFETs.
Conclusions We have demonstrated highly scalable nanowire MOSFETs with record high performance in several key VLSI metrics. We have shown a device with g m = 2.85 mS/µm, SS = 80 mV/decade and I ON = 555 µA/µm at I OFF = 100 nA/µm and V DD = 0.5 V. We have also shown a device with g m = 2.65 mS/µm and SS = 65 mV/decade, which gives a quality factor Q = 40. [2]
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